Asked questions about clock domain crossing , low power techniques
Asic Design Engineer Interview Questions
1,315 asic design engineer interview questions shared by candidates
some questions are common like, what will you become in 3-5 years? weak and strength, team work, how u deal with difficult situation, and so on. They really want to know what kind of person you are. But some questions are very rude, what your parents do in aspect of career? normally it isn't allowed
Then asks questions in SV & UVM starting from basic concepts to transaction level modelling & even asks you to develop a UVC for a protocol.
1. The difference between ASIC and FPGA. 2. How will you generate the liberty file using script. 3. ASIC flow.
ASIC Design Workflow Verilog SystemVerilog
My projects which was relevant to job role
Asked me questions on Tessent tool
FIFO, clock gating, latches
1. Tell me a little about yourself. 2. What got you interested in FPGAs?
tlm and its benefits. difference between blocking and nonblocking transactions
Viewing 1301 - 1310 interview questions