Digital Logic Design
Asic Engineer Interview Questions
1,315 asic engineer interview questions shared by candidates
Explain ASIC Design Flow
Using 3 registers and two two-bit full adders, how to count to 9 given that one clock cycle is only enough the delay of a full adder.
Write the equation for set-up time for the circuit described. Give the hold equation for the same
Round 2 1- RTL coding 2- C, C++ pointer questions 3- how to do VHDL coding 4- FSM Sequence detector 5- How will you verify the FSM code 6- Design Using Shift Registers 7- How will you code this
Design a state machine for sequence detection.
What is Setup and hold time
2. some binary arithmetic.
gate level, digital circuit like counter, power problems
Viewing 1241 - 1250 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer