Write constraints for unique elements in an array. Write assertions for different scenarios of AXI protocol. Basics of UVM including testbench components, phases, TLM ports.
Design Verification Engineer Interview Questions
3,718 design verification engineer interview questions shared by candidates
Questions on protocols like API, AXI, AHB, API, UART.
Draw internal cmos crcuit for nand, nor gates. Bandwidth of opamps. Solve basic opamp circuits. They focus more on fundamentals of both analog and logic design. Also focussed on vhdl as it was used a lot for modeling in that group.
Make an AND gate from a 2-to-1 mux and make a k-map for that set-up, write code (any language) to arrange a N-sized list of numbers in ascending or descending order, what is set time, hold time, and metastability, divide a clock signal by three
1. What is an insurance deductible and out of pocket maximum? 2. What is the difference between a copay and coinsurance? 3. What does it mean when a plan carves benefits out to a third-party payor? 4. What is the difference between in and out-of-network? 5. What is a single case agreement? 6. What do the terms ‘premium payment’ and ‘grace period’ mean? 7. Explain what a prior-authorization or precertification is?
How do you handle difficult situations with another associate on your team?
In your own words, explain what a Verification Advocate is and how would you ensure that you excel in this position?
What made me interested in the position.
Do you have any idea of what cache coherency means?
How does routing work end to end
Viewing 2831 - 2840 interview questions