Two data lines with same numbered packets arriving in order but not synchronized. Make sure you only send the packet once and discard the latest same packet to arrive.
Fpga Development Engineer Interview Questions
681 fpga development engineer interview questions shared by candidates
Asked me to write Verilog Code
Seemed standard, all depends on the three people that are assigned to what type of questions.
Write an RTL Block that implements 4x4 matrix multiplication. then they asked me to optimize the critical path. Then what if the elements are floating point numbers? Then check if we can reduce the chip area using less number of Multipliers.
What do you bring to a group ?
Un problema de razonamiento lógico
All digital basics and verilog coding
FPGA design flow. function vs task,basic debugging questions,UART design flow,SPI design flow
logic optimization. design algorithm to reduce redundant circuit. share result of logics.
1. Design a divider
Viewing 121 - 130 interview questions
See Interview Questions for Similar Jobs
Asic Design Verification EngineerSenior Asic Design EngineerSenior Fpga Design EngineerSenior Asic Fpga Design EngineerVerification EngineerSenior Fpga EngineerSystems Design EngineerFpga Design EngineerSenior Hardware Design EngineerDesign Verification EngineerHardware Asic Design EngineerFpga DeveloperDigital Ic Design EngineerVlsi Design EngineerDigital Asic Design EngineerHardware Design EngineerSenior Dft EngineerVlsi Engineer