You have a device connected with a I2C bus. You send the data to the FIFO inside this device. How can you let the master know about FIFO overflow?
Fpga Development Engineer Interview Questions
681 fpga development engineer interview questions shared by candidates
Easy questions like write DFF etc.
Timing, metastability, AXI, FIFO, VHDL
What's the difference between a Mealy and Moore machine?
First, you start with a leetcode style algorithm problem which is then followed by a series of technical FPGA related questions. I believe if you know your ins and outs on how to use an FPGA and are very confident about your knowledge, you should be good.
F: Was haben Sie in Ihrer letzten Position verdient?
Third onsite interview: - You have a black box that takes two numbers in two different inputs and gives you the biggest and the lowest number on two different outputs. Use this black box to build the same but with 4 numbers input - You have a synchronous that receive on each block pulse a new bit that you add the serie of bits received on each clock pulse. Due to this add of bit, build a system that is able to say if, on each clock pulse, the new number is divisible by 5 or not
Calculate ave sum in tree
what kind of job you want hardware or software? no difficult question as such...
Why did you choose to work with us? talk about a project you completed and proud of.
Viewing 461 - 470 interview questions
See Interview Questions for Similar Jobs
Asic Design Verification EngineerSenior Asic Design EngineerSenior Fpga Design EngineerSenior Asic Fpga Design EngineerVerification EngineerSenior Fpga EngineerSystems Design EngineerFpga Design EngineerSenior Hardware Design EngineerDesign Verification EngineerHardware Asic Design EngineerFpga DeveloperDigital Ic Design EngineerVlsi Design EngineerDigital Asic Design EngineerHardware Design EngineerSenior Dft EngineerVlsi Engineer