What is deep copy and shallow copy in System Verilog? Can you tell about sequencer in UVM and what is the use of it? What is virtual interface and why it is used? Gave a Constraint and asked what will be the randomised values. Asked to write an assertion for a given scenario Asked to write a constraint such that it will generate even and odd numbers in sequence.
Senior Verification Engineer Interview Questions
189 senior verification engineer interview questions shared by candidates
1. Talk about your work experiences and skills? 2. Mention two substantial technical challenges/great achievements and how you resolved them? 3. What is a singleton and how you create it and what are examples in UVM? 4. 10 CPU stages pipeline each of delay 10 ns, how long does it take to run 100 instructions? 5. Write a C code to know if the machine is big endian or little endian? 6. A Test failed and the designer came back and told you to change something to get the test work, you did that and the test case passed! Can you elaborate on this mentioning what the issue was and how to fix it. 8. you have numbers from 1 to 100 put in an array, you put the numbers in the array but the array length was less than 100, so it is missing a number. The array is shuffled and not sorted. Sketch an algorithm to get that number and mention its big O for performance and capacity? 9. You have an unsorted array, you want to find an 3 elements in the array in which their sum is equal to a specific number? 10. Write Verilog code for posedge/negedge detector? 11. Deep SystemVerilog assertions questions 12. Deep UVM questions (monitors with multiple analysis ports connections to scoreboard, how to collect input stimuli from the DUT (via monitor or sequence/sequencer, difference between p_sequencer/m_sequencer, UVM vertical and horizontal reuse, write code for TRANSLATION sequence, How to enable UVM acceleration in Emulation, etc.) 13. Deep SystemVerilog constrained random questions 14. Deep code optimizations, performance, capacity questions 15. Deep Emulation questions 16, Verify an arbiter using assertions 17. Sketch an algorithm to get the greatest K of an unsorted array. What is the BiG-O notation? 18. Write code to rotate a matrix. What is the BiG-O notation? 19. Power and clock optimizations questions. 20. Deep verification questions 21. UVM Register Layer Very deep questions
Basics and some basic circuit verification
How will you initiate a verification?
some puzzles like 25 horse running and select first 5. SOme questions on page tables and memory.
What is polymorphism, how is it different from inheritance, give an example usage of polymorphism in Systemverilog testbench generation.
Question on Project, tool awareness, uvm methodology, driver code and testplan development.
do you have experience in UVM?
system verilog constraints interview questions
Viewing 181 - 190 interview questions