Verification of the DUT
Senior Verification Engineer Interview Questions
189 senior verification engineer interview questions shared by candidates
systemverilog basics and UVM basics
They asked about the design verification process, UVM concepts and coverage.
Explain inheritance, polymorphism. Write test bench for sequence detector
Difference Between Associative array and Dynamic Arrya
Merge two linked lists
Write a function to find the largest and second largest element in an array ( without using sorting)
Describe the system you were verifying in your previous role
How to write assertion with frequency
What is the most challenging task you performed in your career so far ?
Viewing 61 - 70 interview questions