The first question was to make from mix the function f=(abc’)’. After this I was asked to build a 4 to 1 mux from 2to1 muxes. Then I was asked about registers and they wanted me to build a FIFO.
Verification Design Engineer Interview Questions
3,719 verification design engineer interview questions shared by candidates
Given Axi related specification and asked me to ask the questions related to specification.
verilog basic, C++,C basics
How can your experience help the team?
describe MIPS CPU
write merge sort in C code
implement sort array, in your way
Review resume, things you have done, technology you work with, UVM,
Tell me about your self. Come up with a test case for a specific user need
How do you see yourself in 3-5 years?
Viewing 1171 - 1180 interview questions
See Interview Questions for Similar Jobs
Fpga Design EngineerVerification EngineerRtl Design EngineerVlsi Design EngineerLogic Design EngineerPhysical Design EngineerCpu Design EngineerElectrical Product Design EngineerSenior Vlsi Design EngineerSenior Fpga Design EngineerVerification ManagerSenior Asic Fpga Design EngineerApplication Design EngineerHardware Design EngineerSenior Physical Design EngineerIc Design EngineerFpga Development EngineerAsic Verification Engineer