Black-box vs white box testing, techniques used while verifying designs, system verilog constructs related to verification, UVM OVM etc
Verification Design Engineer Interview Questions
3,721 verification design engineer interview questions shared by candidates
functional coverage, types of bins, types of array, constraint examples, virtual class,threads
Digital Logic, Computer Architecture, SystemVerilog, UVM, basic PERl
mux tree, FSM, Regions, NBA, DDR, Swapping of variables, crystal oscillator, full adder using 2x1 mux
Formal verification basics, writing assertions, etc.
Uvm related Project related Sv concepts Fifo full empty conditions Fork join concepts Axi ahb difference
Design an FSM and write Verilog code for an asynchronous fifo
Questions about debug of failure
uvm basic, ovm basic and python
Most of the interview questions were from my resume and projects i have done. Some of the questions were based on VLSI design concepts
Viewing 1851 - 1860 interview questions
See Interview Questions for Similar Jobs
Fpga Design EngineerVerification EngineerRtl Design EngineerVlsi Design EngineerLogic Design EngineerPhysical Design EngineerCpu Design EngineerElectrical Product Design EngineerSenior Vlsi Design EngineerSenior Fpga Design EngineerVerification ManagerSenior Asic Fpga Design EngineerApplication Design EngineerHardware Design EngineerSenior Physical Design EngineerIc Design EngineerFpga Development EngineerAsic Verification Engineer