Asked about clock domain crossing, asynchronous clocks, and difference between sequential and combinational logic.
Verification Design Engineer Interview Questions
3,721 verification design engineer interview questions shared by candidates
Scripting and programming interview was about file parsing and automation (Analyse the code, find the error, correct it) General keep an eye on digital design concepts like FSMs, Clock and Timing, CDC, etc.
Some standard programming questions, hardware and power specific design questions, as well as test philosophy.
Given a 32 bit signal, create a SystemVerilog constraint that ensures that only 2 bits are flipped in randomization.
Give a logic expression to describe the relationship C = A > B
What is the representation of implication using and,or and not logic gates
Complete verification environment and connections
How to implement stimulus plan. Computer architecture concepts.
Signal processing in the communication system.
Explain the difference beteween Blocking vs Non-Blocking Assignments.
Viewing 1871 - 1880 interview questions
See Interview Questions for Similar Jobs
Fpga Design EngineerVerification EngineerRtl Design EngineerVlsi Design EngineerLogic Design EngineerPhysical Design EngineerCpu Design EngineerElectrical Product Design EngineerSenior Vlsi Design EngineerSenior Fpga Design EngineerVerification ManagerSenior Asic Fpga Design EngineerApplication Design EngineerHardware Design EngineerSenior Physical Design EngineerIc Design EngineerFpga Development EngineerAsic Verification Engineer