They gave a class - asked to create it's objects and send out random objects in a function.
Verification Design Engineer Interview Questions
3,719 verification design engineer interview questions shared by candidates
What will affect power consumption?
what is inheritence... rest were on tomasulo algorithm
What's the advantage of OOP
how to verify an 32bit adder and built upon on that
What is your favorite course?
Explain the latest project you undertook.
Simple C++ programming. Verilog coding for sequence detector
What is a synchronizer?what does it do? why is it used?
Be prepared to answer academic questions
Viewing 2371 - 2380 interview questions
See Interview Questions for Similar Jobs
Fpga Design EngineerVerification EngineerRtl Design EngineerVlsi Design EngineerLogic Design EngineerPhysical Design EngineerCpu Design EngineerElectrical Product Design EngineerSenior Vlsi Design EngineerSenior Fpga Design EngineerVerification ManagerSenior Asic Fpga Design EngineerApplication Design EngineerHardware Design EngineerSenior Physical Design EngineerIc Design EngineerFpga Development EngineerAsic Verification Engineer