I was asked to write system verilog constraints for a variety of random stimulus needs.
Verification Design Engineer Interview Questions
3,719 verification design engineer interview questions shared by candidates
Questions on C++, Perl, System Verilog.
Register renaming
Difference between Verilog and SV. Difference between blocking and non-blocking. Inheritance and virtual functions. Many C codes such as reverse an array, reverse bits of a number, get all even bits of a number, Fibonacci series, generate a random floating point number between a and b, Find a number in an array for which sum of all elements to its left= sum of all elements to its right. Few questions on digital logic such as finding minimum gates required for a given truth table, sequence detector, generate AND gate from 2 input mux etc.
Signaling concepts and hardware description of systems
What is your experience with random constrained stimulus?
Talk about a time you had to solve a problem you didnt know how to solve
Asked me about my CV, technical questions related to the role such as Python, testing, etc..
design logic gates few questions on Verilog coding
Write verilog code for any flipflop. variations were also asked.
Viewing 2501 - 2510 interview questions
See Interview Questions for Similar Jobs
Fpga Design EngineerVerification EngineerRtl Design EngineerVlsi Design EngineerLogic Design EngineerPhysical Design EngineerCpu Design EngineerElectrical Product Design EngineerSenior Vlsi Design EngineerSenior Fpga Design EngineerVerification ManagerSenior Asic Fpga Design EngineerApplication Design EngineerHardware Design EngineerSenior Physical Design EngineerIc Design EngineerFpga Development EngineerAsic Verification Engineer