They repeatedly asked about how I handle stress
Verification Design Engineer Interview Questions
3,719 verification design engineer interview questions shared by candidates
Design a finite state machine for a specific control scenario and explain your verification approach.
Indepth questions for AXI protocol
When have you faced a difficult situation and how did you handle it?
Where do you see yourself within the company?
Give examples of how loops work in ARM?
* find if a string is a palindrome
Q1: I was asked about the basic working of caches Q2: I was told to explain about virtual memory Q3: I was given a cache configuration and was told to identify if I this can be a VIPT or VIVT cache.
What would you use a modport for in SystemVerilog?
Walk me through how you would verify a complex digital design with multiple clock domains.
Viewing 2811 - 2820 interview questions
See Interview Questions for Similar Jobs
Fpga Design EngineerVerification EngineerRtl Design EngineerVlsi Design EngineerLogic Design EngineerPhysical Design EngineerCpu Design EngineerElectrical Product Design EngineerSenior Vlsi Design EngineerSenior Fpga Design EngineerVerification ManagerSenior Asic Fpga Design EngineerApplication Design EngineerHardware Design EngineerSenior Physical Design EngineerIc Design EngineerFpga Development EngineerAsic Verification Engineer