SV, UVM and Digital Electronics Questions.
Verification Design Engineer Interview Questions
3,716 verification design engineer interview questions shared by candidates
Why did you choose Scotiabank
Q: Tell us about yourself
Why is this job right for you?
Tech Interview: Basic Questions like Lifo Fifo, Stack Queues, Logic Gates HR Interview: About myself, Job expectation, Other Interests
1.timeout function 2.AXi assertions 3.display through command line arguments
Basic technical questions on Software Testing , Questions on past work experience , domain knowledge check etc
Uvm phases and explain them
They asked me why I wanted to work for Discover.
They asked about my work experience.
Viewing 3461 - 3470 interview questions
See Interview Questions for Similar Jobs
Fpga Design EngineerVerification EngineerRtl Design EngineerVlsi Design EngineerLogic Design EngineerPhysical Design EngineerCpu Design EngineerElectrical Product Design EngineerSenior Vlsi Design EngineerSenior Fpga Design EngineerVerification ManagerSenior Asic Fpga Design EngineerApplication Design EngineerHardware Design EngineerSenior Physical Design EngineerIc Design EngineerFpga Development EngineerAsic Verification Engineer