Different between a task and function in SV
Verification Design Engineer Interview Questions
3,713 verification design engineer interview questions shared by candidates
given an array of N integers and int k find out if there are 3 numbers that together sum up to k
Questions on resume, past projects, c coding, verilog coding
difference between non-blocking and blocking assignment
1.multiplexers (mostly digital electronics topics)
Wats the difference between latch and flip flop. What is multiplexer? What is Demultiplexer Types of flip flop Solve the boolean function Data types in verilog
What is the structure of CPU?
Given an array of numbers with a known size. return a new array shifted T times to the right.
Randomization in system verilog, UVM basics, caches
Set_type_override -- how do you use it
Viewing 31 - 40 interview questions
See Interview Questions for Similar Jobs
Fpga Design EngineerVerification EngineerRtl Design EngineerVlsi Design EngineerLogic Design EngineerPhysical Design EngineerCpu Design EngineerElectrical Product Design EngineerSenior Vlsi Design EngineerSenior Fpga Design EngineerVerification ManagerSenior Asic Fpga Design EngineerApplication Design EngineerHardware Design EngineerSenior Physical Design EngineerIc Design EngineerFpga Development EngineerAsic Verification Engineer