How do you implement RAM in C++?
Verification Design Engineer Interview Questions
3,719 verification design engineer interview questions shared by candidates
Q: 5 ways to write a function that if receives 4, it returns 7 and if it receives 7, it returns 4.
develop exor gate using 2:1 mux and draw the circuit
Given 3 blocks, asked to make signal connections among them and what is my approach to verify
Are you bilingual? Spanish or Vietnamese
A packet with address, and data. The address range is split into 4 regions. Create a class that will generate 100 packets and cover all possible ranges.
What are some ways for error testing/handling in software?
What conflict is possible when you have a weak memory model and another memory location containing flags that indicate the status of another memory location (described above)
Knowledge on OOPs concept. encapsulation and polymorphism. Function overload or overriding - Virtual, and non virtual function . Given a transmission of send and recv of a signal from 1 to 15 timeslots, find latency of signal from send to recv and determine and min and max latency . Probably looking for knowledge in counter and loops and logical thinking in the short span
why i was interested in the position
Viewing 781 - 790 interview questions
See Interview Questions for Similar Jobs
Fpga Design EngineerVerification EngineerRtl Design EngineerVlsi Design EngineerLogic Design EngineerPhysical Design EngineerCpu Design EngineerElectrical Product Design EngineerSenior Vlsi Design EngineerSenior Fpga Design EngineerVerification ManagerSenior Asic Fpga Design EngineerApplication Design EngineerHardware Design EngineerSenior Physical Design EngineerIc Design EngineerFpga Development EngineerAsic Verification Engineer