Full adder circuit, FIFO, Capacitance effect, C, Verilog
Asic Design Verification Engineer Interview Questions
273 asic design verification engineer interview questions shared by candidates
The first thing was a phone call with the recruiter where he asked questions like my interests, past experience, graduation date, etc. In the coding round 1: SystemVerilog FSM question + behavioral Then the coding round 2: Python question + behavioral
How to verify your design ？about testbench design ...
UVM Verilog Verification thinking Logic gates
Uvm based events, clk generation, how would you verify a given circuit
Asked me about my courses at my university. Did you take any verification course. Which university you did in your bachelors in. Why do you like verification?
Questions on constraints and assertions
Designing multiple Gates or some basic logic using Multiplexers. Draw state Diagram & verilog code for 1010 sequence detector.
Explain about the AXI write process with signal descriptions
Question asked: SV -> function can take fork_join?y/n ->to find the bit to represent 4069 = 2^(x) or log 2 base (32) ->Malloc() ->write a integer queue : rand int q[$]; -> task and functions UVM: Sequencer- Driver connection phasing name 3 base class related question
Viewing 151 - 160 interview questions
See Interview Questions for Similar Jobs
Fpga Development EngineerAsic Verification EngineerHardware Asic Design EngineerFpga Design EngineerVerification EngineerVlsi EngineerDesign Verification EngineerVlsi Design EngineerFpga DeveloperSenior Asic Fpga Design EngineerFpga EngineerSenior Vlsi Design EngineerSenior Dft EngineerSenior Asic Design EngineerDesign VerificationCpu Design EngineerSenior Fpga Design EngineerDigital Asic Design Engineer