Explain blocking vs. non-blocking code.
Asic Design Verification Engineer Interview Questions
273 asic design verification engineer interview questions shared by candidates
Write an SV constraint to generate 4 non-overlapping memory regions of size 32,64,128,256 in 4k memory region.
Design a Counter verification environment.
How to verify a fifo?
There were no out of the box questions.
What will affect power consumption?
Your'e given a matrix MxN of 0's and 1's. everytime you encounter 1 cell, you need to put 0's in the rows and columns.
They gave a class - asked to create it's objects and send out random objects in a function.
Design a state machine to detect bit sequence. How do you verify it?
How to make nor gate using two input mux
Viewing 161 - 170 interview questions
See Interview Questions for Similar Jobs
Fpga Development EngineerAsic Verification EngineerHardware Asic Design EngineerFpga Design EngineerVerification EngineerVlsi EngineerDesign Verification EngineerVlsi Design EngineerFpga DeveloperSenior Asic Fpga Design EngineerFpga EngineerSenior Vlsi Design EngineerSenior Dft EngineerSenior Asic Design EngineerDesign VerificationCpu Design EngineerSenior Fpga Design EngineerDigital Asic Design Engineer