questions on digital electronics and verilog
Asic Design Verification Engineer Interview Questions
273 asic design verification engineer interview questions shared by candidates
how to find if an a number is unassigned in an array?
how do you know you have cover all the case in your testbench
What is your experience with random constrained stimulus?
All kinds of fork joins
digital, verilog, system verilog
show how code coverage and function coverage works. explain with code
APB and AXI protocol explation with all signals.
Draw the circuit base on the coding provided
Abstarct class vs Interface, inheritance,polymorphism…..etc Observer and Factory DP in details. Log file output analysis. Behavioural questions. Giving basic and simple designs with some specifications and elaborate a strategy to verify it.
Viewing 171 - 180 interview questions
See Interview Questions for Similar Jobs
Fpga Development EngineerAsic Verification EngineerHardware Asic Design EngineerFpga Design EngineerVerification EngineerVlsi EngineerDesign Verification EngineerVlsi Design EngineerFpga DeveloperSenior Asic Fpga Design EngineerFpga EngineerSenior Vlsi Design EngineerSenior Dft EngineerSenior Asic Design EngineerDesign VerificationCpu Design EngineerSenior Fpga Design EngineerDigital Asic Design Engineer