How would you implement a full-adder, both with and without carry-in?
Asic Design Verification Engineer Interview Questions
273 asic design verification engineer interview questions shared by candidates
Cross bar design, with different algos for arbitration.
What did you do at your previous co-op employer?
latch-up, filters, Nand gate using CMOS, mux implementation.
explain last project
In C, write code to find out if a string is palindrome or not
Check the awareness of applying pre and post randomization in variables in uvm_object.
Mostly technical
verilog - basic programs on counters ,blocking non blocking,intra delay and inter delay etc... how to calculate maximum frequency when two flipflops in between combinational paths are given. next focus on academic project,networking protocals.
What are the ways to synchronize signals and busses?
Viewing 11 - 20 interview questions
See Interview Questions for Similar Jobs
Fpga Development EngineerAsic Verification EngineerHardware Asic Design EngineerFpga Design EngineerVerification EngineerVlsi EngineerDesign Verification EngineerVlsi Design EngineerFpga DeveloperSenior Asic Fpga Design EngineerFpga EngineerSenior Vlsi Design EngineerSenior Dft EngineerSenior Asic Design EngineerDesign VerificationCpu Design EngineerSenior Fpga Design EngineerDigital Asic Design Engineer