Tell me about your self
Asic Design Verification Engineer Interview Questions
273 asic design verification engineer interview questions shared by candidates
About the projects I worked on.
Debugging scenarios of latest project
What is Setup time and Hold Time? Verilog and C syntax related Questions. Questions of Digital Electronics
There where no unexpected questions. All the questions where moderate.
Call uvm_agent function from uvm_sequence to display "hello world"
Describe your previous work experience
I was asked about basic C++ knowledge, such as encapsulation and polymorphism. I was also asked to interpret some assembly code. A design manager asked me conceptual questions about computer systems and architecture, such as cache and virtual memory.
System verilog and c based questions Fork join , assertions , coverage
If your constraint block includes values like 0, 1, 4, and 300 to 400, how would you handle that in coverage?
Viewing 241 - 250 interview questions
See Interview Questions for Similar Jobs
Fpga Development EngineerAsic Verification EngineerHardware Asic Design EngineerFpga Design EngineerVerification EngineerVlsi EngineerDesign Verification EngineerVlsi Design EngineerFpga DeveloperSenior Asic Fpga Design EngineerFpga EngineerSenior Vlsi Design EngineerSenior Dft EngineerSenior Asic Design EngineerDesign VerificationCpu Design EngineerSenior Fpga Design EngineerDigital Asic Design Engineer