SystemVerilog vs Verilog
Asic Design Verification Engineer Interview Questions
273 asic design verification engineer interview questions shared by candidates
SV UVM APB AXI AHB
Related to SV + UVM + Puzzles + Perl and other scripting language
describe a situation where I applied low-power design techniques to improve chip performance.
write a round robin arbiter in Verilog
Difference between arithmetic right shift and logical right shift
Difference between function overloading and function overriding
Basic coding algorithm like sorting of arrays. PERL scripting basics.
Questions to determine my problem solving and coding skills.
Nothing unexpected asked all project related questions.Questions on FSMs,Aorundrobin algorithems.UVM,system verilog,Linkedlists.Register aliasing CPU i/f verification. It is exhaustive be preapre to stay alive till last round :)
Viewing 71 - 80 interview questions
See Interview Questions for Similar Jobs
Fpga Development EngineerAsic Verification EngineerHardware Asic Design EngineerFpga Design EngineerVerification EngineerVlsi EngineerDesign Verification EngineerVlsi Design EngineerFpga DeveloperSenior Asic Fpga Design EngineerFpga EngineerSenior Vlsi Design EngineerSenior Dft EngineerSenior Asic Design EngineerDesign VerificationCpu Design EngineerSenior Fpga Design EngineerDigital Asic Design Engineer