Do you familiar with UVM verification method？How's your script writing? (She asked nothing related to semiconductor or Integrated circuits).
Digital Verification Engineer Interview Questions
71 digital verification engineer interview questions shared by candidates
1. Perform multiplication between two signed numbers? And many more
Basic behavioural and problem solving, mixed concepts such as OOP, AI, UVM.
factorial of a number
Gave me a code which has multiple fork join combinations and asked me to write output. Extended question on how to disable only one fork if there are multiple forks which are running at the moment
What's a class, object? What does the .this operator? What are the types of FSM? What is the Grey code? Which are the components of a microcontroller? What's an interrupt? Which are the differences between RAM and ROM memories?
Nothing unexpected
Data Structures questions Bit allocation questions Stack and heap design questions.
1- what is PLL and how it used to generate frequency larger than the reference frequency. 2- questions related to different verilog topics that includes delays, clock dividers, ...
introduci te stesso e quali sono le esperienze che ho avuto
Viewing 31 - 40 interview questions
See Interview Questions for Similar Jobs
Design VerificationDesign Verification EngineerDigital VerificationSenior Verification EngineerHardware Engineer IiVhdlFpga Verification EngineerSenior Digital Signal Processing Dsp EngineerHardware DeveloperRf Engineer ConsultantSenior Fpga EngineerHardware EngineeringAsic Design Verification EngineerIngenieur CommunicatiesystemenHardware EngineerIc Digital Design EngineerPrincipal Rf EngineerElectronics Engineer