Implement Coverage for given scenario
Senior Verification Engineer Interview Questions
189 senior verification engineer interview questions shared by candidates
past experience related questions
As I was an experienced professional there were only face to face interviews at Intel's Office. The schedule was setup for 6+ rounds of interviews starting @10AM-5PM. All of the rounds were technical & even during lunch and half an hour after were technical questions asked in the form of fillers(seriously!!??) All rounds went very well except for few mistakes for one or two queries. Questions were mostly on projects. Also they covered topics like Comp Arch,OS,Verilog,System Verilog,Methodologies,Puzzles. After the final round the interviewer told that I will be getting a call back from HRs. Its been two months still i haven't received a single mail/call from the HRs. Which is quite unprofessional behaviour from the reputed firm like Intel. At-least have a courtesy to tell that you are not selected or something like that!!
UVM environment related SV basics Logical questions Protocols Verilog, CPU architecture Assertions Perl basic syntax
Timing analysis calculation for a digital block -
SV array size, array min, coding generator. C bit shifting
fork-join use in a sequence. UVM Test bench architecture. Virtual interface requirement. etc.
Stack, heap, computer architecture related questions. Cache coherence.
Walk through the CV and deep dive the previous project technical details. Many general questions related to verification methodology.
1. explain college project
Viewing 41 - 50 interview questions