describe UVM Phases and difference bet run phase and main phase
Verification Design Engineer Interview Questions
3,719 verification design engineer interview questions shared by candidates
Constraint and assertion , gate level simulation
Mostly on writing the code for driver monitor and scoreboard components
mostly in uvm and sv
Bit Manipulation and bit masking
I gave in 2010 for Telecom Tester.They took a written test containing questions from Reasoning and technical part.Then 2-3 round of technical containing question of Shell Scripting,SNMP (Telecom) and then a HR Round.
Write system verilog code for Monitor to monitor and check the transactions from memory.
Was given an algorithm and was asked to write a program implementing it on the board
some string manipulations in c
Why did you apply for the verification role.
Viewing 2421 - 2430 interview questions
See Interview Questions for Similar Jobs
Fpga Design EngineerVerification EngineerRtl Design EngineerVlsi Design EngineerLogic Design EngineerPhysical Design EngineerCpu Design EngineerElectrical Product Design EngineerSenior Vlsi Design EngineerSenior Fpga Design EngineerVerification ManagerSenior Asic Fpga Design EngineerApplication Design EngineerHardware Design EngineerSenior Physical Design EngineerIc Design EngineerFpga Development EngineerAsic Verification Engineer