Verilog based questions - circuit was given and then i had to give an optimized code for it.
Verification Design Engineer Interview Questions
3,719 verification design engineer interview questions shared by candidates
What is register renaming? How it works?
Leetcode style coding problems (array and bit manipulation)
Power of 2, asynchronized and synchronized reset
Verify a packet processing DUT where packets coming in have a certain priority.
Construct FSM that accepts the string 110
Implement a random number generator in c++ and reduce the complexity, asked me to write the code
Difference between Nonblocking vs blocking assignments
Explain about FIFO, Clk generation, State machine
Given an array of N elements and an array of M elements, both sorted in ascending order, create an array C that combines A and B in ascending order.
Viewing 2431 - 2440 interview questions
See Interview Questions for Similar Jobs
Fpga Design EngineerVerification EngineerRtl Design EngineerVlsi Design EngineerLogic Design EngineerPhysical Design EngineerCpu Design EngineerElectrical Product Design EngineerSenior Vlsi Design EngineerSenior Fpga Design EngineerVerification ManagerSenior Asic Fpga Design EngineerApplication Design EngineerHardware Design EngineerSenior Physical Design EngineerIc Design EngineerFpga Development EngineerAsic Verification Engineer