tell me about uvm testbench top
Asic Verification Engineer Interview Questions
273 asic verification engineer interview questions shared by candidates
Logic question to verify the design How would you verify 3 blocks with incorrect label ? suppose one with apple 2 with orange 3 with apple & orange.
Knowledge on OOPs concept. encapsulation and polymorphism. Function overload or overriding - Virtual, and non virtual function . Given a transmission of send and recv of a signal from 1 to 15 timeslots, find latency of signal from send to recv and determine and min and max latency . Probably looking for knowledge in counter and loops and logical thinking in the short span
What Is UVM? What Is the Advantage Of UVM?
What is the difference between Flip Flop and Latch? What is the difference between Synchronous and Asynchronous circuits?
Hr Round: What are your plans for your masters? Do you know what our company does? Any problem in relocating? What are your strengths and weaknesses?
All the problems are quite common . But some C program questions , such ass what is interrupt
Basic questions on Digital Electronics: making gates out of NAND and NOR gates, Setup and Hold time analysis.
Question on Resume and Setup and Hold Question
Basic questions related to System Verilog and UVM
Viewing 51 - 60 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerFpga Design EngineerAsic Design Verification EngineerHardware Asic Design EngineerVerification EngineerRtl Design EngineerSenior Vlsi Design EngineerFpga Verification EngineerSenior Asic Verification EngineerFpga EngineerFpga DeveloperVlsi EngineerLogic Design EngineerCharacterization EngineerPhysical Design EngineerFpga Development EngineerVerificatie Design EngineerDigital Asic Design Engineer